Alpha 1000 Uživatelská příručka Strana 42

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 182
  • Tabulka s obsahem
  • ŘEŠENÍ PROBLÉMŮ
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 41
2.8.2 DC Power-Up Sequence
DC power is applied to the system with the DC On/Off button on the operator
control panel.
A summary of the DC power-up sequence follows:
1. When the DC On/Off button is pressed, the power supply checks for a POK_H
condition.
2. 12V, 5V, 3.3V, and -12V outputs are energized and stabilized. If the outputs
do not come into regulation, the power-up is aborted and the power supply
enters the latching-shutdown mode.
2.9 Firmware Power-Up Diagnostics
After successful completion of AC and DC power-up sequences, the processor
performs its power-up diagnostics. These tests verify system operation, load
the system console, and test the core system (CPU, memory, and motherboard),
including all boot path devices. These tests are performed as two distinct sets of
diagnostics:
1. Serial ROM diagnostics—These tests are loaded from the serial ROM located
on the CPU daughter board into the CPU’s instruction cache (I-cache). The
tests check the basic functionality of the system and load the console code
from the FEPROM on the motherboard into system memory.
Failures during these tests are indicated by audible error beep codes. Failures
of customized SROM tests, set using the J1 jumper on the CPU daughter
board, are displayed on the operator control panel.
2. Console firmware-based diagnostics—These tests are executed by the console
code. They test the core system, including all boot path devices.
Failures during these tests are reported to the console terminal through the
power-up screen or console event log.
2.9.1 Serial ROM Diagnostics
The serial ROM diagnostics are loaded into the CPU’s instruction cache from the
serial ROM on the CPU daughter board. The diagnostics test the system in the
following order:
1. Test the CPU and backup cache located on the CPU daughter board.
2. Test the CPU module’s system bus interface.
3. Test the system bus to PCI bus bridge and system bus to EISA bus bridge. If
the PCI bridge fails or EISA bridge fails, an audible error beep code sounds.
The power-up tests continue despite these errors.
2–20 Power-Up Diagnostics and Display
Zobrazit stránku 41
1 2 ... 37 38 39 40 41 42 43 44 45 46 47 ... 181 182

Komentáře k této Příručce

Žádné komentáře